Back

Corporate Application Engineer - Tessent (DFT)

Job Description

During the current global health crisis, the priority for Siemens Digital Industries Software is the health and well-being of our entire community including current and future employees, which may add time to our hiring processes.  We appreciate your patience and invite you to visit our website to learn more about how Siemens is responding to the pandemic. 

“At Siemens, we are always challenging ourselves to build a better future. We need the most innovative and diverse Digital Minds to develop tomorrow‘s reality. Find out more about the Digital world of Siemens here: www.siemens.com/careers/digitalminds

We are seeking a Corporate Application Engineer to provide technical support to our customers using our Tessent Design-For-Test products. 
In this role, you will help customers solve complex design-for-test challenges for their IC designs.
By working closely with customers (remote and onsite), you will uncover requirements for tool and flow enhancements and advanced training to help increase customer productivity with our tools.

Job Responsibilities
  • Provide technical support to customers using the latest tools and software, reproduce customers’ problems and provide solutions.
  • Focus on customer advocacy and product supportability to influence product quality and direction.
  • Capture and share problem resolutions in our knowledge base, and provide input to product documentation and training materials.
  • Be a member of a worldwide team working toward one goal of making or Tessent Customers Successful.
Job Qualifications
  • MSEE + 2 years or BSEE + 3 years experience implementing Design-For-Test methodologies on current IC technologies.
  • Experience with design, simulation, and verification of ASIC/VLSI circuits and systems, design verification, and product test generation preferred.
  • An in-depth understanding of Design-For-Test structures is required. This should include at least in part scan-based testing, Test Compression, Memory BIST, Logic BIST, and Boundary Scan (1149.1) as well as Diagnosis of test failures. 
  • Knowledge of scan data compression methodologies and ATPG flows and or MemoryBIST Flows is desired.
  • CAD Tool Experience a plus: Synthesis, Simulation, ATPG, Memory BIST, Logic BIST, Boundary Scan.
  • Good understanding of RTL, Gate Level, and System Verilog.
  • Ability to develop TCL scripts.
  • Strong troubleshooting skills and ability to break a complex problem into its components.
  • Excellent interpersonal communication skills and customer-facing skills are a must.
  • Some travel is required.
  • English written and communication skills are a must.

Organization: Digital Industries

Company: Siemens Electronic Design Automation (Korea) LLC

Experience Level: Experienced Professional

Job Type: Full-time

Can't find what you are looking for?

Let's stay connected

Can't find what you are looking for?